Microprocessor architecture. From simple pipelines to chip multiprocessors

DOI10.1017/CBO9780511811258MaRDI QIDQ3404132zbMATH OpenOpenAlexFDO

Authors Jean-Loup Baer

Publication date 5 February 2010

Full work available at URL https://doi.org/10.1017/cbo9780511811258

zbMATH Keywords

memory hierarchymultiprocessorssingle-processor systems

Mathematics Subject Classification ID

Introductory exposition (textbooks, tutorial papers, etc.) pertaining to computer science (68-01) Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 1294434
• scientific article; zbMATH DE number 1330906
• Rechneraufbau und Rechnerarchitektur
• Moderne Prozessorarchitekturen
• scientific article; zbMATH DE number 53772

Cited in

(8)

• Architecture of modern RISC-microprocessors
• A formal analysis of prefetching in profiled cache-timing attacks on block ciphers
• scientific article; zbMATH DE number 1294434 (Why is no real title available?)
• scientific article; zbMATH DE number 1330906 (Why is no real title available?)
• scientific article; zbMATH DE number 1763839 (Why is no real title available?)
• Moderne Prozessorarchitekturen
• scientific article; zbMATH DE number 2087769 (Why is no real title available?)
• Euro-Par 2004 Parallel Processing

This page was built for publication: Microprocessor architecture. From simple pipelines to chip multiprocessors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3404132)