Modeling and Simulative Performance Analysis of SMP and Clustered Computer Architectures

DOI10.1177/003754970007400203MaRDI QIDQ4420063zbMATH OpenOpenAlexFDO

Authors Mark W. Burns, Brad A. Wallace, Alan D. George

Publication date 2000

Published in SIMULATION (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1177/003754970007400203

Mathematics Subject Classification ID

Recommendations

• scientific article; zbMATH DE number 2089192
• Performance evaluation of the IMPS multiprocessor system
• Understanding performance of SMP clusters running MPI programs
• Modeling cost/performance of a parallel computer simulator
• Multiprocessor design options and the silicon graphics S\(^2\)MP architecture.

Cites work

• An Integrated Simulation Environment for Parallel and Distributed System Prototying
• Execution-driven simulation of multiprocessors
• scientific article; zbMATH DE number 53772 (Why is no real title available?)

Cited in

(12)

• Analysis of hierarchical bus-based multicomputer architectures
• Evaluating scheduling policies for fine-grain communication protocols on a cluster of SMPs
• scientific article; zbMATH DE number 2089192 (Why is no real title available?)
• scientific article; zbMATH DE number 1304265 (Why is no real title available?)
• Performance modelling and comparisons of global shared buffer management policies in a cluster environment
• Performance and dependability evaluation of scalable massively parallel computer systems with conjoint simulation
• scientific article; zbMATH DE number 1760778 (Why is no real title available?)
• scientific article; zbMATH DE number 2086773 (Why is no real title available?)
• Analysis and measurement of the effect of kernel locks in SMP systems
• MODELING METHODOLOGY FOR PERFORMANCE EVALUATION OF PARALLEL ARCHITECTURES A CASE STUDY, LCAP
• DESIGNING PARALLEL ALGORITHMS FOR HIERARCHICAL SMP CLUSTERS
• Architectural effects of symmetric multiprocessors on TPC-C commercial workload

This page was built for publication: Modeling and Simulative Performance Analysis of SMP and Clustered Computer Architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4420063)