Analysis of hierarchical bus-based multicomputer architectures
From MaRDI portal
Recommendations
- Performance analysis of multilevel bus networks for hierarchical multiprocessors
- A HIERARCHICAL MULTIPROCESSOR STRUCTURE BASED ON MULTISTAGE NETWORKS
- Performance analysis of a class of hierarchical hypercube multicomputer networks
- Modeling and Simulative Performance Analysis of SMP and Clustered Computer Architectures
- Optimal clustering of hierarchical hyper-ring multicomputers
Cited in
(12)- Optimal clustering of hierarchical hyper-ring multicomputers
- ON HIERARCHICAL CONFIGURATION OF DISTRIBUTED SYSTEMS ON MESH AND HYPERCUBE
- scientific article; zbMATH DE number 3846828 (Why is no real title available?)
- A HIERARCHICAL MULTIPROCESSOR STRUCTURE BASED ON MULTISTAGE NETWORKS
- Large scale linear and mesh network of PCs connected by SCSI
- Performance analysis of a class of hierarchical hypercube multicomputer networks
- Performance analysis of multilevel bus networks for hierarchical multiprocessors
- scientific article; zbMATH DE number 1384876 (Why is no real title available?)
- Evaluating the impact of locality on the performance of large-scale SCI multiprocessors
- Performance analysis of hybrid network multiprocessor architecture
- Multi-level hierarchical poly tree computer architectures
- Performance analysis of the simultaneous optical multi-processor exchange bus
This page was built for publication: Analysis of hierarchical bus-based multicomputer architectures
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1199955)