Multi-level hierarchical poly tree computer architectures

DOI10.1016/0045-7949(90)90139-SMaRDI QIDQ5750380zbMATH OpenFDO

Authors Doug Gute, Joe Padovan

Publication date 1990

Published in Computers & Structures (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/0045-7949(90)90139-S

zbMATH Keywords

parallel computer architecturepoly tree

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• Hierarchical poly tree computer architectures defined by computational multidisciplinary mechanics
• Analysis of hierarchical bus-based multicomputer architectures
• A practical hierarchical model of parallel computation. II: Binary tree and FFT algorithms
• A practical hierarchical model of parallel computation. I: The model
• scientific article; zbMATH DE number 549925

Cited in

(1)

• scientific article; zbMATH DE number 4082939 (Why is no real title available?)

This page was built for publication: Multi-level hierarchical poly tree computer architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5750380)