New multi-DSP parallel computing architecture for real-time image processing

DOI10.1016/S1004-4132(07)60032-2MaRDI QIDQ3423676zbMATH OpenOpenAlexFDO

Authors Jun Hong Hu, Tianxu Zhang, Haoyang Jiang

Publication date 14 February 2007

Published in Journal of Systems Engineering and Electronics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s1004-4132(07)60032-2

zbMATH Keywords

computer architectureimage processingparallel computingreal-time

Mathematics Subject Classification ID

Image processing (compression, reconstruction, etc.) in information and communication theory (94A08)

Recommendations

• A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing
• Performing real-time image processing on distributed computer systems
• Architecture for a transputer image-processing system
• Orthogonal multiprocessor sharing memory with an enhanced mesh for integrated image understanding
• scientific article; zbMATH DE number 51155

Cited in

(3)

• Architecture for a transputer image-processing system
• scientific article; zbMATH DE number 49587 (Why is no real title available?)
• A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing

This page was built for publication: New multi-DSP parallel computing architecture for real-time image processing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3423676)