A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing

DOI10.1006/RTIM.2001.0273MaRDI QIDQ4798251zbMATH OpenOpenAlexFDO

Authors

Publication date 19 March 2003

Published in Real-Time Imaging (Search for Journal in Brave)

Full work available at URL https://semanticscholar.org/paper/6767e50e69902d88596b6c0885857aca59e15e15

Mathematics Subject Classification ID

Computing methodologies and applications (68U99) Computing methodologies for image processing (68U10) Machine vision and scene understanding (68T45)

Recommendations

• New multi-DSP parallel computing architecture for real-time image processing
• Real-time image processing using dynamic reconfiguration paradigm: architecture and programming
• FPGA-based configurable systolic architecture for window-based image processing
• Towards a general framework for FPGA based image processing using hardware skeletons
• Special issue: Parallel VLSI architectures for image and video processing

Cited in

(15)

• FPGA-based configurable systolic architecture for window-based image processing
• scientific article; zbMATH DE number 1844648 (Why is no real title available?)
• scientific article; zbMATH DE number 1941123 (Why is no real title available?)
• A vision-application adaptable computer concept and its implementation in FreeTIV computer
• Accurate and Real-time Image Processing on a New PC-compatible Board
• Mixed-Signal Architecture for Real-Time Two-Dimensional Live TV Image Restoration
• scientific article; zbMATH DE number 1844667 (Why is no real title available?)
• A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection
• scientific article; zbMATH DE number 1941059 (Why is no real title available?)
• scientific article; zbMATH DE number 1941101 (Why is no real title available?)
• scientific article; zbMATH DE number 1726655 (Why is no real title available?)
• scientific article; zbMATH DE number 1844666 (Why is no real title available?)
• A parallel VLSI video/communication controller
• New multi-DSP parallel computing architecture for real-time image processing
• Reconfigurable architecture for image processing, analysis and digital video.

This page was built for publication: A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4798251)