scientific article; zbMATH DE number 1844666

zbMATH Open1001.68775MaRDI QIDQ4786153FDOQ4786153

Authors: Jerzy Kasperek 

Publication date: 12 December 2002

Full work available at URL: http://link.springer.de/link/service/series/0558/bibs/2147/21470430

Title of this publication is not available (Why is that?)

Recommendations

• A New Hardware-Efficient Algorithm and Reconfigurable Architecture for Image Contrast Enhancement
• A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing

Mathematics Subject Classification ID

Computing methodologies and applications (68U99) Computing methodologies for image processing (68U10) Mathematical problems of computer architecture (68M07)

Cited In (3)

• A Real-Time Implementation of Nonlinear Unsharp Masking with FPLDs
• FPGA implementation of road network extraction using morphological operator
• A New Hardware-Efficient Algorithm and Reconfigurable Architecture for Image Contrast Enhancement

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4786153)