Real time morphological image contrast enhancement in Virtex FPGA

DOI10.1007/3-540-44687-7_44MaRDI QIDQ4786153zbMATH OpenFDO

Authors Jerzy Kasperek

Publication date 12 December 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2147/21470430

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computing methodologies for image processing (68U10) Computing methodologies and applications (68U99)

Recommendations

• A New Hardware-Efficient Algorithm and Reconfigurable Architecture for Image Contrast Enhancement
• A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing

Cited in

(3)

• FPGA implementation of road network extraction using morphological operator
• A New Hardware-Efficient Algorithm and Reconfigurable Architecture for Image Contrast Enhancement
• A Real-Time Implementation of Nonlinear Unsharp Masking with FPLDs

This page was built for publication: Real time morphological image contrast enhancement in Virtex FPGA

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4786153)