A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection

DOI10.1109/TC.2013.130zbMATH Open1364.94099MaRDI QIDQ5267380FDOQ5267380

Authors: Paulo Ricardo Possa, Sidi Ahmed Mahmoudi, Naim Harb, Carlos Valderrama, Pierre Manneback 

Publication date: 20 June 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Recommendations

• A Distributed Canny Edge Detector: Algorithm and FPGA Implementation
• A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing

Mathematics Subject Classification ID

Detection theory in information and communication theory (94A13) Image processing (compression, reconstruction, etc.) in information and communication theory (94A08)

Cited In (1)

• Edge-Directed Hardware Architecture for Real-Time Disparity Map Computation

This page was built for publication: A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5267380)