Nitin Chandrachoodan
From MaRDI portal
List of research outcomes
This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!
| Publication | Date of Publication | Type |
|---|---|---|
| The hierarchical timing pair model for multirate DSP applications IEEE Transactions on Signal Processing | 2017-09-20 | Paper |
| FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture IEEE Transactions on Computers | 2017-07-12 | Paper |
| High-level synthesis of DSP applications using adaptive negative cycle detection EURASIP Journal on Applied Signal Processing | 2005-05-03 | Paper |
Research outcomes over time
This page was built for person: Nitin Chandrachoodan
