High-level synthesis of DSP applications using adaptive negative cycle detection

DOI10.1155/S1110865702205053MaRDI QIDQ1773578zbMATH OpenFDO

Authors Nitin Chandrachoodan, Shuvra S. Bhattacharyya, K. J. Ray Liu

Publication date 3 May 2005

Published in EURASIP Journal on Applied Signal Processing (Search for Journal in Brave)

Mathematics Subject Classification ID

Applications of graph theory (05C90) Graph algorithms (graph-theoretic aspects) (05C85) Search theory (90B40) Applications of graph theory to circuits and networks (94C15)

Recommendations

• Negative-cycle detection algorithms
• Negative-cycle detection algorithms
• Algorithms – ESA 2005
• The Floyd-Warshall algorithm on graphs with negative cycles
• A mechanical verification of the stressing algorithm for negative cost cycle detection in networks

Cited in

(1)

• The determination of the cycle length in high level synthesis

This page was built for publication: High-level synthesis of DSP applications using adaptive negative cycle detection

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1773578)