On the Design of Logic Networks with Redundancy and Testability Considerations

DOI10.1109/T-C.1974.223821MaRDI QIDQ4041454zbMATH OpenOpenAlexFDO

Authors Ramaswami Dandapani, Sudhakar M. Reddy

Publication date 1974

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/t-c.1974.223821

Mathematics Subject Classification ID

This page was built for publication: On the Design of Logic Networks with Redundancy and Testability Considerations

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4041454)