On the use of counters for reproducing deterministic test sets
From MaRDI portal
Recommendations
- Computational analysis of counter-based schemes for VLSI test pattern generation
- Binary counter-based test generator in systems of compact testing
- On evaluating and optimizing weights for weighted random pattern testing
- Provably good pattern generators for a random pattern test
- scientific article; zbMATH DE number 1263638
Cited in
(9)- Binary counter-based test generator in systems of compact testing
- Counter machines and verification problems.
- A binary-counter exhaustive test generator for a class of finite-memory synchronous automata
- Test-set partitioning for multi-weighted random LFSRs
- Measuring CADeT performance by means of FITTest\_BENCH06 benchmark circuits
- scientific article; zbMATH DE number 1263638 (Why is no real title available?)
- scientific article; zbMATH DE number 1053276 (Why is no real title available?)
- Counter-based compaction: Delay and stuck-open faults
- Computational analysis of counter-based schemes for VLSI test pattern generation
This page was built for publication: On the use of counters for reproducing deterministic test sets
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4420787)