Parallel Optimization of a Reversible (Quantum) Ripple-Carry Adder

DOI10.1007/978-3-540-85194-3_19MaRDI QIDQ3543346zbMATH OpenOpenAlexFDO

Authors Michael Kirkedal Thomsen, Holger Bock Axelsen

Publication date 2 December 2008

Published in Unconventional Computing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-540-85194-3_19

zbMATH Keywords

adderscircuitsquantum computingreversible computing

Mathematics Subject Classification ID

Quantum computation (81P68)

Recommendations

• Quaternary quantum/reversible half-adder, full-adder, parallel adder and parallel adder/subtractor circuits
• On design of parity preserving reversible adder circuits
• Reversible arithmetic logic unit for quantum arithmetic
• Mapping of subtractor and adder-subtractor circuits on reversible quantum gates
• Optimization approaches for designing quantum reversible arithmetic logic unit

Cites work

• A reversible carry-look-ahead adder using control gates
• Conservative logic
• scientific article; zbMATH DE number 3692653 (Why is no real title available?)
• Irreversibility and Heat Generation in the Computing Process
• Logical Reversibility of Computation
• Reversible Machine Code and Its Abstract Processor Architecture

Cited in

(6)

• Constant-Factor Optimization of Quantum Adders on 2D Quantum Architectures
• Reversible arithmetic logic unit for quantum arithmetic
• A reversible carry-look-ahead adder using control gates
• Reversible In-Place Carry-Lookahead Addition with Few Ancillae
• Reversible Binary Coded Decimal Adders using Toffoli Gates
• An implementation of quantum oracles for the finite element method

This page was built for publication: Parallel Optimization of a Reversible (Quantum) Ripple-Carry Adder

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3543346)