Parallel architectures for RLS with directional forgetting

DOI10.1002/ACS.4480010106MaRDI QIDQ3974117zbMATH OpenOpenAlexFDO

Authors Edoardo Mosca, Luigi Chisci

Publication date 25 June 1992

Published in International Journal of Adaptive Control and Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1002/acs.4480010106

zbMATH Keywords

\(UD\) algorithmadaptive signal processingrecursive least squares with directional forgettingself-tuning controlsystolic arrays

Mathematics Subject Classification ID

Least squares and related methods for stochastic control systems (93E24)

Recommendations

• Mapping parallel programs onto multicore computers by recurrent neural networks
• Concurrent Learning Adaptive Control With Directional Forgetting
• Parallel algorithms/architectures for neural networks
• Tracking improvements in fast RLS algorithms using a variable forgetting factor

Cites work

• Principal direction alignment: a geometric framework for the complete solution to the μ-problem

Cited in

(5)

• Relaxed annihilation-reordering look-ahead QRD-RLS adaptive filters
• A recursive least-squares algorithm with multiple inputs and outputs, and a cylindrical systolic implementation
• scientific article; zbMATH DE number 1014740 (Why is no real title available?)
• A parallelizable recursive least squares algorithm for adaptive filtering, with very good tracking properties
• Implementation of the least-squares lattice with order and forgetting factor estimation for FPGA

This page was built for publication: Parallel architectures for RLS with directional forgetting

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3974117)