Partial order reduction for deep bug finding in synchronous hardware
From MaRDI portal
Recommendations
Cites work
- A methodology for hardware verification using compositional model checking
- A Practical Approach to Word Level Model Checking of Industrial Netlists
- Accelerating bounded model checking of safety properties
- An algorithmic approach for checking closure properties of temporal logic specifications and -regular languages
- Correct Hardware Design and Verification Methods
- Decision procedures. An algorithmic point of view. With foreword by Randal E. Bryant
- Handbook of model checking
- scientific article; zbMATH DE number 1670796 (Why is no real title available?)
- Interpolation and SAT-based model checking.
- Monotonic Partial Order Reduction: An Optimal Symbolic Partial Order Reduction Technique
- Peephole Partial Order Reduction
- SAT-Based Model Checking without Unrolling
- Symbolic model checking: \(10^{20}\) states and beyond
This page was built for publication: Partial order reduction for deep bug finding in synchronous hardware
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5039518)