Per Stenström

From MaRDI portal
Person:671449

Available identifiers

zbMath Open stenstrom.perMaRDI QIDQ671449

List of research outcomes





PublicationDate of PublicationType
Memory-Link Compression Schemes: A Value Locality Perspective2018-06-12Paper
Characterizing and Exploiting Small-Value Memory Instructions2017-06-20Paper
Dual-thread speculation: A simple approach to uncover thread-level parallelism on a simultaneous multithreaded processor2008-07-30Paper
https://portal.mardi4nfdi.de/entity/Q47905712003-02-04Paper
https://portal.mardi4nfdi.de/entity/Q45369022002-11-06Paper
https://portal.mardi4nfdi.de/entity/Q45371702002-11-06Paper
Evaluation of compiler-controlled updating to reduce coherence-miss penalities in shared-memory multiprocessors1999-10-14Paper
Characterising and modelling shared memory accesses in multiprocessor programs1997-02-27Paper
Using write caches to improve performance of cache coherence protocols in shared-memory multiprocessors1995-07-20Paper
https://portal.mardi4nfdi.de/entity/Q42018921993-08-26Paper

Research outcomes over time

This page was built for person: Per Stenström

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Person:671449&oldid=10936831"
Powered by MediaWiki