Pipeline processing in low-density parity-check codes hardware decoder

MaRDI QIDQ2250891zbMATH OpenFDO

Authors W. Sułek

Publication date 22 July 2014

Published in Bulletin of the Polish Academy of Sciences. Technical Sciences (Search for Journal in Brave)

Full work available at URL http://bulletin.pan.pl/(59-2)149.html

zbMATH Keywords

channel codingdecoder implementationiterative decodingLDPC codespipelined processing

Mathematics Subject Classification ID

Coding and information theory (compaction, compression, models of communication, encoding schemes, etc.) (aspects in computer science) (68P30) Decoding (94B35)

Recommendations

• Pipeline decoding of embedded trellis codes: Error-tolerance analysis
• Pipelined Parallel Decision-Feedback Decoders for High-Speed Ethernet Over Copper
• Deeply Pipelined Digit-Serial LDPC Decoding
• Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder
• scientific article; zbMATH DE number 4216926

Cited in

(1)

• Dynamic pipeline design of an adaptive binary arithmetic coder

This page was built for publication: Pipeline processing in low-density parity-check codes hardware decoder

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2250891)