Pre-synthesis Optimization for Asynchronous Circuits Using Compiler Techniques

DOI10.1007/978-3-540-89985-3_141MaRDI QIDQ3628609zbMATH OpenOpenAlexFDO

Authors Sharareh Zamanzadeh, Mehrdad Najibi, Hossein Pedram

Publication date 20 May 2009

Published in Communications in Computer and Information Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-540-89985-3_141

zbMATH Keywords

optimizationcompiler techniqueshigh level synthesis of asynchronous circuits

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20)

Recommendations

• Performance Enhancement of Asynchronous Circuits
• Logic Synthesis for Asynchronous Controllers and Interfaces
• High performance asynchronous design flow using a novel static performance analysis method
• scientific article; zbMATH DE number 1955912
• Separation logic for high-level synthesis

Cites work

• scientific article; zbMATH DE number 1026591 (Why is no real title available?)
• Global optimization by suppression of partial redundancies

Cited in

(3)

• Performance Enhancement of Asynchronous Circuits
• Application of concurrency in the asynchronous design of write-after-read operations
• scientific article; zbMATH DE number 910722 (Why is no real title available?)

This page was built for publication: Pre-synthesis Optimization for Asynchronous Circuits Using Compiler Techniques

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3628609)