Two algorithms for barrier synchronization
We describe two new algorithms for implementing barrier synchronization on a shared-memory multicomputer. Both algorithms are based on a method due to \textit{E. D. Brooks} [ibid. 15, 295-307 (1986; Zbl 0641.68010)]. We first improve Brooks' algorithm by introducing double buffering. Our dissemination algorithm replaces Brooks' communication pattern with an information dissemination algorithm described by Hand and Finkel. Our tournament algorithm uses a different communication pattern and generally requires fewer total instructions. The resulting algorithms improve Brooks' original barrier by a factor of two when the number of processes is a power of two. When the number of processes is not a power of two, these algorithms improve even more upon Brooks' algorithm because absent processes need not be simulated. These algorithms share with Brooks' barrier the limitation that each of the n processes meeting at the barrier must be assigned identifiers i such that \(0\leq i<n\).
- A network model of Barrier synchronization algorithms
- Barrier synchronisation: Axiomatisation and relaxation
- Quantitative and algorithmic aspects of barrier synchronization in concurrency
- Two-phase barrier: A synchronization primitive for improving the processor utilization
- Multitolerant barrier synchronization
- Noncommittal barrier synchronization
- Synchronization costs on multiprocessors
- A network model of Barrier synchronization algorithms
- On automation in the verification of software barriers: experience report
- First-class synchronization barriers
- Impossibility results for weak threshold networks
- scientific article; zbMATH DE number 2030013 (Why is no real title available?)
- scientific article; zbMATH DE number 2090669 (Why is no real title available?)
- Quantitative and algorithmic aspects of barrier synchronization in concurrency
- Comparing barrier algorithms
- The Combinatorics of Barrier Synchronization
- Noncommittal barrier synchronization
- Initializing memory shared by several processors
This page was built for publication: Two algorithms for barrier synchronization
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1114381)