Reconfigurable media processing
From MaRDI portal
Publication:1608877
DOI10.1016/S0167-8191(02)00107-2zbMATH Open0998.68007OpenAlexW2612788302MaRDI QIDQ1608877FDOQ1608877
Authors: Aravind Dasu, Sethuraman Panchanathan 
Publication date: 13 August 2002
Published in: Parallel Computing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/s0167-8191(02)00107-2
Recommendations
- scientific article; zbMATH DE number 2079656
- Architecture concepts for multimedia signal processing
- Reconfigurable coprocessor for multimedia application domain
- scientific article; zbMATH DE number 1862258
- Embedding of dedicated high-performance ASICs into reconfigurable systems providing additional multimedia functionality
Cited In (11)
- Architecture of an image rendering Co-processor for MPEG-4 visual compositing
- Embedding of dedicated high-performance ASICs into reconfigurable systems providing additional multimedia functionality
- Architecture concepts for multimedia signal processing
- Title not available (Why is that?)
- Title not available (Why is that?)
- Title not available (Why is that?)
- Exploiting the expressiveness of cyclo-static dataflow to model multimedia implementations
- Reconfigurable coprocessor for multimedia application domain
- Avoiding conversion and rearrangement overhead in SIMD architectures
- Title not available (Why is that?)
- Optimizing pipeline for a RISC processor with multimedia extension ISA
This page was built for publication: Reconfigurable media processing
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1608877)
