Reconfigurable media processing

DOI10.1016/S0167-8191(02)00107-2MaRDI QIDQ1608877zbMATH OpenOpenAlexFDO

Authors Aravind Dasu, Sethuraman Panchanathan

Publication date 13 August 2002

Published in Parallel Computing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-8191(02)00107-2

zbMATH Keywords

multimedia processing

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10)

Recommendations

• scientific article; zbMATH DE number 2079656
• Architecture concepts for multimedia signal processing
• Reconfigurable coprocessor for multimedia application domain
• scientific article; zbMATH DE number 1862258
• Embedding of dedicated high-performance ASICs into reconfigurable systems providing additional multimedia functionality

Cited in

(11)

• Architecture of an image rendering Co-processor for MPEG-4 visual compositing
• Embedding of dedicated high-performance ASICs into reconfigurable systems providing additional multimedia functionality
• Architecture concepts for multimedia signal processing
• scientific article; zbMATH DE number 2079656 (Why is no real title available?)
• scientific article; zbMATH DE number 1862258 (Why is no real title available?)
• Exploiting the expressiveness of cyclo-static dataflow to model multimedia implementations
• scientific article; zbMATH DE number 1955821 (Why is no real title available?)
• Reconfigurable coprocessor for multimedia application domain
• Avoiding conversion and rearrangement overhead in SIMD architectures
• scientific article; zbMATH DE number 1844654 (Why is no real title available?)
• Optimizing pipeline for a RISC processor with multimedia extension ISA

This page was built for publication: Reconfigurable media processing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1608877)