FPGA-based Niederreiter cryptosystem using binary Goppa codes

DOI10.1007/978-3-319-79063-3_4zbMATH Open1425.94072OpenAlexW2795080420MaRDI QIDQ1644751FDOQ1644751

W. Wang, Jakub Szefer, Ruben Niederhagen

Publication date: 22 June 2018

Full work available at URL: https://doi.org/10.1007/978-3-319-79063-3_4

Recommendations

• FPGA-based key generator for the Niederreiter cryptosystem using binary Goppa codes
• Low-Reiter: Niederreiter encryption scheme for embedded microcontrollers
• Attacking code-based cryptosystems with information set decoding using special-purpose hardware
• Masking large keys in hardware: a masked implementation of McEliece
• scientific article; zbMATH DE number 2154106

zbMATH Keywords

code-based cryptographyNiederreiter cryptosystemhardware implementationFPGApost-quantum cryptography

Mathematics Subject Classification ID

Cryptography (94A60) Quantum cryptography (quantum-theoretic aspects) (81P94)

Cited In (4)

• A fault attack on the Niederreiter cryptosystem using binary irreducible Goppa codes
• Roadmap of post-quantum cryptography standardization: side-channel attacks and countermeasures
• Side channel information set decoding using iterative chunking. Plaintext recovery from the ``Classic McEliece hardware reference implementation
• A side-channel attack against \textit{Classic McEliece} when loading the Goppa polynomial

This page was built for publication: FPGA-based Niederreiter cryptosystem using binary Goppa codes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1644751)