A PSO-based timing-driven octilinear Steiner tree algorithm for VLSI routing considering bend reduction
From MaRDI portal
(Redirected from Publication:1708730)
Recommendations
- Shortest paths and Steiner trees in VLSI routing
- scientific article; zbMATH DE number 219265
- Routing vertex disjoint Steiner-trees in a cubic grid and connections to VLSI
- Approximation of Octilinear Steiner Trees Constrained by Hard and Soft Obstacles
- Preprocessing Steiner problems from VLSI layout
- scientific article; zbMATH DE number 4191148
- The Steiner tree packing problem in VLSI design
- Efficient optimization by modifying the objective function: applications to timing-driven VLSI layout
Cites work
- scientific article; zbMATH DE number 3767009 (Why is no real title available?)
- scientific article; zbMATH DE number 1975065 (Why is no real title available?)
- scientific article; zbMATH DE number 2159383 (Why is no real title available?)
- scientific article; zbMATH DE number 1424547 (Why is no real title available?)
- A survey on multi-net global routing for integrated circuits
- The Rectilinear Steiner Tree Problem is $NP$-Complete
This page was built for publication: A PSO-based timing-driven octilinear Steiner tree algorithm for VLSI routing considering bend reduction
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1708730)