Using partial orders for the efficient verification of deadlock freedom and safety properties

From MaRDI portal
Publication:1801499

DOI10.1007/BF01383879zbMath0772.68064MaRDI QIDQ1801499

Pierre Wolper, Patrice Godefroid

Publication date: 17 August 1993

Published in: Formal Methods in System Design (Search for Journal in Brave)




Related Items (35)

Stubborn set reduction for timed reachability and safety gamesAutomated Synthesis of Distributed ControllersUsing integer programming to verify general safety and liveness propertiesPartial-Order ReductionInterpreting message flow graphsQuestion-guided stubborn set methods for state propertiesOn Distributed Monitoring and SynthesisAn application of temporal projection to interleaving concurrencyUnnamed ItemEfficient verification of concurrent systems using local-analysis-based approximations and SAT solvingPartial-order reduction in the weak modal mu-calculusA pragmatic approach to stateful partial order reductionUntanglings: a novel approach to analyzing concurrent systemsDeadlock-freedom in component systems with architectural constraintsDynamic Partial Order Reduction Using Probe SetsReduced state space representation for unbounded vector state spacesReachability analysis based on structured representationsCovering step graphA stubborn attack on state explosionAutomatic verification of distributed systems: the process algebra approach.Compositional CSP Traces Refinement CheckingEnsuring completeness of symbolic verification methods for infinite-state systemsOn commutativity based edge lean searchHandling Parameterized Systems with Non-atomic Global ConditionsHierarchical Adaptive State Space Caching Based on Level SamplingOptimising the ProB model checker for B using partial order reductionUsing partial orders for the efficient verification of deadlock freedom and safety propertiesCompositional minimisation of finite state systems using interface specificationsMONOTONIC ABSTRACTION: ON EFFICIENT VERIFICATION OF PARAMETERIZED SYSTEMSAnalyzing a \(\chi\) model of a turntable system using Spin, CADP and UppaalUsing heuristic search for finding deadlocks in concurrent systemsModel checking of systems with many identical timed processesAutomated Synthesis: a Distributed ViewpointAutomated formal analysis and verification: an overviewCompositional verification of asynchronous concurrent systems using CADP


Uses Software


Cites Work


This page was built for publication: Using partial orders for the efficient verification of deadlock freedom and safety properties