TeLEx: learning signal temporal logic from positive examples using tightness metric

From MaRDI portal
Publication:2008282

DOI10.1007/S10703-019-00332-1zbMATH Open1425.68349OpenAlexW2912432686WikidataQ128544015 ScholiaQ128544015MaRDI QIDQ2008282FDOQ2008282

Ashish Tiwari, Natarajan Shankar, Susmit Jha, Tuhin Sahai, Sanjit A. Seshia

Publication date: 25 November 2019

Published in: Formal Methods in System Design (Search for Journal in Brave)

Full work available at URL: https://escholarship.org/uc/item/5sj2g464




Recommendations




Cites Work


Cited In (5)

Uses Software





This page was built for publication: TeLEx: learning signal temporal logic from positive examples using tightness metric

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2008282)