A true random bit generator based on a memristive chaotic circuit: analysis, design and FPGA implementation
From MaRDI portal
Publication:2212436
DOI10.1016/J.CHAOS.2018.12.021zbMATH Open1448.65010OpenAlexW2907391117WikidataQ128639881 ScholiaQ128639881MaRDI QIDQ2212436FDOQ2212436
Authors: Barış Karakaya, Arif Gülten, Mattia Frasca
Publication date: 23 November 2020
Published in: Chaos, Solitons and Fractals (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/j.chaos.2018.12.021
Recommendations
Cites Work
- A wavelet-based tool for studying non-periodicity
- A novel chaos-based post-processing for TRNG
- Bad and Good Ways of Post-processing Biased Physical Random Numbers
- Canonical realization of Chua's circuit family
- Secure image encryption algorithm design using a novel chaos based S-Box
- Truly random number generators based on non-autonomous continuous-time chaos
Cited In (11)
- A memristive conservative chaotic circuit consisting of a memristor and a capacitor
- A fully-digital chaos-based random bit generator
- Dynamical analysis, FPGA implementation and its application to chaos based random number generator of a fractal Josephson junction with unharmonic current-phase relation
- A survey on true random number generators based on chaos
- Memristor and trivium-based true random number generator
- Survey on hardware implementation of random number generators on FPGA: theory and experimental analyses
- Scaling of attractors of a multiscroll memristive chaotic system and its generalized synchronization with sliding mode control
- New high entropy element for FPGA based true random number generators
- FPGA-based true random number generation using circuit metastability with adaptive feedback control
- A modified Rössler prototype-4 system based on Chua's diode nonlinearity: dynamics, multistability, multiscroll generation and FPGA implementation
- Chaos in a ring circuit
This page was built for publication: A true random bit generator based on a memristive chaotic circuit: analysis, design and FPGA implementation
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2212436)