FPGA-based true random number generation using circuit metastability with adaptive feedback control

DOI10.1007/978-3-642-23951-9_2zbMATH Open1401.94165OpenAlexW1717406790MaRDI QIDQ3172962FDOQ3172962

Authors Mehrdad Majzoobi, Farinaz Koushanfar, Srinivas Devadas 

Publication date 7 October 2011

Published in Cryptographic hardware and embedded systems -- CHES 2011. 13th international workshop, Nara, Japan, September 28--October 1, 2011. Proceedings (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-642-23951-9_2

Mathematics Subject Classification ID

Random number generation in numerical analysis (65C10) Cryptography (94A60)

Recommendations

• GPUs and chaos: a new true random number generator
• scientific article; zbMATH DE number 5041008
• New high entropy element for FPGA based true random number generators
• Survey on hardware implementation of random number generators on FPGA: theory and experimental analyses
• A true random bit generator based on a memristive chaotic circuit: analysis, design and FPGA implementation

Cited in

(4)

• Improved entropy bounds for parity filtered self-timed ring based random number generators
• Survey on hardware implementation of random number generators on FPGA: theory and experimental analyses
• New high entropy element for FPGA based true random number generators
• scientific article; zbMATH DE number 5041008 (Why is no real title available?)

This page was built for publication: FPGA-based true random number generation using circuit metastability with adaptive feedback control

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3172962)