Self-restructuring of mesh-connected processor arrays with spares assigned on rotated orthogonal side

DOI10.1007/978-3-662-63170-6_3zbMATH Open1473.68022OpenAlexW3136573162MaRDI QIDQ2233437FDOQ2233437

Authors: Itsuo Takanami, Masaru Fukushi, Takahiro Watanabe 

Publication date: 18 October 2021

Full work available at URL: https://doi.org/10.1007/978-3-662-63170-6_3

Recommendations

• A built-in self-repair circuit for restructuring mesh-connected processor arrays by direct spare replacement
• Tolerating faults in a mesh with a row of spare nodes
• Restructuring for fault-tolerant systolic arrays
• Hardware-efficient and highly reconfigurable 4- and 2-track fault-tolerant designs for mesh-connected arrays
• The total system reliabilities for fault-tolerant self-reconfigurable array systems

zbMATH Keywords

fault-tolerancemesh arraybuilt-in circuitself-restructuringsingle track shift

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15) Mathematical problems of computer architecture (68M07)

Cites Work

• A built-in self-repair circuit for restructuring mesh-connected processor arrays by direct spare replacement

Cited In (5)

• A built-in self-repair circuit for restructuring mesh-connected processor arrays by direct spare replacement
• New structure for rolling mapping.
• Degradable self-restructuring of processor arrays by direct spare replacement
• The total system reliabilities for fault-tolerant self-reconfigurable array systems
• Generation of minimal vertex covers for row/column allocation in self-repairable arrays

This page was built for publication: Self-restructuring of mesh-connected processor arrays with spares assigned on rotated orthogonal side

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2233437)