An SMT-based approach for verifying binarized neural networks

From MaRDI portal
Publication:2233508

DOI10.1007/978-3-030-72013-1_11zbMATH Open1474.68188arXiv2011.02948OpenAlexW3140205966MaRDI QIDQ2233508FDOQ2233508


Authors: Guy Amir, Haoze Wu, Clark Barrett, Guy Katz Edit this on Wikidata


Publication date: 18 October 2021

Abstract: Deep learning has emerged as an effective approach for creating modern software systems, with neural networks often surpassing hand-crafted systems. Unfortunately, neural networks are known to suffer from various safety and security issues. Formal verification is a promising avenue for tackling this difficulty, by formally certifying that networks are correct. We propose an SMT-based technique for verifying Binarized Neural Networks - a popular kind of neural network, where some weights have been binarized in order to render the neural network more memory and energy efficient, and quicker to evaluate. One novelty of our technique is that it allows the verification of neural networks that include both binarized and non-binarized components. Neural network verification is computationally very difficult, and so we propose here various optimizations, integrated into our SMT procedure as deduction steps, as well as an approach for parallelizing verification queries. We implement our technique as an extension to the Marabou framework, and use it to evaluate the approach on popular binarized neural network architectures.


Full work available at URL: https://arxiv.org/abs/2011.02948




Recommendations



Cites Work


Cited In (12)

Uses Software





This page was built for publication: An SMT-based approach for verifying binarized neural networks

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2233508)