Binary nullity, Euler circuits and interlace polynomials

From MaRDI portal
Publication:2275481

DOI10.1016/J.EJC.2011.02.004zbMATH Open1227.05168arXiv0903.4405OpenAlexW2151838441MaRDI QIDQ2275481FDOQ2275481


Authors: L. Traldi Edit this on Wikidata


Publication date: 9 August 2011

Published in: European Journal of Combinatorics (Search for Journal in Brave)

Abstract: A theorem of Cohn and Lempel [J. Combin. Theory Ser. A 13 (1972), 83-89] gives an equality relating the number of circuits in a directed circuit partition of a 2-in, 2-out digraph to the GF(2)-nullity of an associated matrix. This equality is essentially equivalent to the relationship between directed circuit partitions of 2-in, 2-out digraphs and vertex-nullity interlace polynomials of interlace graphs. We present an extension of the Cohn-Lempel equality that describes arbitrary circuit partitions in (undirected) 4-regular graphs. The extended equality incorporates topological results that have been of use in knot theory, and it implies that if H is obtained from an interlace graph by attaching loops at some vertices then the vertex-nullity interlace polynomial qN(H) is essentially the generating function for certain circuit partitions of an associated 4-regular graph.


Full work available at URL: https://arxiv.org/abs/0903.4405




Recommendations



Cites Work


Cited In (12)





This page was built for publication: Binary nullity, Euler circuits and interlace polynomials

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2275481)