Implementing cryptographic pairings on accumulator based smart card architectures
From MaRDI portal
Publication:2807830
DOI10.1007/978-3-319-32859-1_13zbMATH Open1464.94059OpenAlexW2468929294MaRDI QIDQ2807830FDOQ2807830
Authors: Volker Krummel
Publication date: 25 May 2016
Published in: Mathematical Aspects of Computer and Information Sciences (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-319-32859-1_13
Recommendations
- Implementing Cryptographic Pairings over Barreto-Naehrig Curves
- Implementing cryptographic pairings
- On the implementation of a pairing-based cryptographic protocol in a constrained device
- FPGA and ASIC implementations of the \(\eta _T\) pairing in characteristic three
- Efficient implementation of bilinear pairings on ARM processors
Cited In (5)
- SC 2: Secure Communication over Smart Cards
- Communication-computation trade-off in executing ECDSA in a contactless smartcard
- Efficient implementation of bilinear pairings on ARM processors
- On the implementation of a pairing-based cryptographic protocol in a constrained device
- Title not available (Why is that?)
This page was built for publication: Implementing cryptographic pairings on accumulator based smart card architectures
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2807830)