An efficient architecture of extended linear interpolation for image processing

MaRDI QIDQ2888084zbMATH OpenFDO

Authors Chung-Chi Lin, Ming-Hwa Sheu, Huann-Keng Chiang, Chishyan Liaw, Zeng-Chuan Wu, Wen-Kai Tsai

Publication date 30 May 2012

Published in JISE. Journal of Information Science and Engineering (Search for Journal in Brave)

zbMATH Keywords

interpolationimage reconstructionscalingVLSIbi-cubic convolution

Mathematics Subject Classification ID

Image processing (compression, reconstruction, etc.) in information and communication theory (94A08) Numerical interpolation (65D05) Computing methodologies for image processing (68U10)

Recommendations

• Highly parallel implementation of sub-pixel interpolation for AVS HDTV decoder
• High speed and computationally efficient architecture for recursive interpolation filters
• An improved image interpolation algorithm
• VLSI Design Methodology for Edge-Preserving Image Reconstruction
• Image edge detection based on \(B\)-spline interpolation

Cited in

(3)

• High speed and computationally efficient architecture for recursive interpolation filters
• VLSI Design Methodology for Edge-Preserving Image Reconstruction
• Highly parallel implementation of sub-pixel interpolation for AVS HDTV decoder

This page was built for publication: An efficient architecture of extended linear interpolation for image processing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2888084)