Generalized temporal verification diagrams
From MaRDI portal
Publication:2956705
DOI10.1007/3-540-60692-0_69zbMATH Open1354.68171OpenAlexW1559397325MaRDI QIDQ2956705FDOQ2956705
Authors: I. A. Browne, Zohar Manna, Henny B. Sipma
Publication date: 19 January 2017
Published in: Lecture Notes in Computer Science (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/3-540-60692-0_69
Recommendations
Specification and verification (program logics, model checking, etc.) (68Q60) Temporal logic (03B44)
Cited In (13)
- Hierarchical verification using verification diagrams
- Title not available (Why is that?)
- Diagram refinements for the design of reactive systems
- Title not available (Why is that?)
- On the refinement of liveness properties of distributed systems
- Title not available (Why is that?)
- Verification by augmented abstraction: The automata-theoretic view
- Verification by augmented finitary abstraction
- Correct Hardware Design and Verification Methods
- Parametrized invariance for infinite state processes
- Parametrized verification diagrams: temporal verification of symmetric parametrized concurrent systems
- Deductive verification of alternating systems
- Deductive verification of real-time systems using STeP
This page was built for publication: Generalized temporal verification diagrams
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2956705)