Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation

DOI10.1109/TC.2015.2493547zbMath1360.65329OpenAlexW2461274627MaRDI QIDQ2985363

Honglan Jiang, Jie Han, Fei Qiao, Fabrizio Lombardi

Publication date: 16 May 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2015.2493547

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Numerical algorithms for computer arithmetic, etc. (65Y04)

Related Items (2)

Circuit level realization of low latency radix-4 Booth scheme for parallel multipliers ⋮ An integrated FIR adaptive filter design by hybridizing canonical signed digit (CSD) and approximate booth recode (ABR) algorithm in DA architecture for the reduction of noise in the sensor nodes

This page was built for publication: Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation