Digital architectures realizing piecewise-linear multivariate functions: Two FPGA implementations
From MaRDI portal
Publication:3012780
DOI10.1002/cta.610zbMath1220.94061OpenAlexW2159824857MaRDI QIDQ3012780
Publication date: 6 July 2011
Published in: International Journal of Circuit Theory and Applications (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1002/cta.610
Related Items (2)
Design and implementation of counting networks ⋮ Low-complexity piecewise-affine virtual sensors: theory and design
Cites Work
- Identification of piecewise affine systems via mixed-integer programming.
- High-speed DSP-based implementation of piecewise-affine and piecewise-quadratic fuzzy systems.
- Fuzzy identification of systems and its applications to modeling and control
- Some Combinatorial Lemmas in Topology
- Solving nonlinear resistive networks using piecewise-linear analysis and simplicial subdivision
- High-level canonical piecewise linear representation using a simplicial partition
- Piecewise-Linear Approximation of Nonlinear Dynamical Systems
- Synthesis of multiport resistors with piecewise-linear characteristics: a mixed-signal architecture
- The complete canonical piecewise-linear representation: functional form for minimal degenerate intersections
- A fast and compact classifier based on sorting in an iteratively expanded input space
- A fast algorithm for representing continuous piecewise linear functions in closed form
- SIMPLICIAL APPROXIMATION OF FIXED POINTS
- The explicit linear quadratic regulator for constrained systems
This page was built for publication: Digital architectures realizing piecewise-linear multivariate functions: Two FPGA implementations