Implementing computer vision algorithms in hardware: An FPGA/VHDL-based vision system for a mobile robot

DOI10.1007/3-540-45603-1_31MaRDI QIDQ3047002zbMATH OpenFDO

Authors Reinaldo A. C. Bianchi, Anna H. Reali-Costa

Publication date 12 August 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2377/23770281.htm

Mathematics Subject Classification ID

Artificial intelligence for robotics (68T40) Machine vision and scene understanding (68T45) Computing methodologies and applications (68U99)

Recommendations

• Robotic exploration and landmark determination. Hardware-efficient algorithms and FPGA implementations
• A method of parallel-sequential detection of image features in computer vision systems
• An FPGA co-processor for real-time visual tracking
• Two-dimensional signal processing based on FPGA
• Design and implementation of an accelerated Gabor filter bank using parallel hardware

Cited in

(3)

• System-on-a-chip (SoC)-based hardware acceleration for foreground and background identification
• An FPGA co-processor for real-time visual tracking
• Robotic exploration and landmark determination. Hardware-efficient algorithms and FPGA implementations

This page was built for publication: Implementing computer vision algorithms in hardware: An FPGA/VHDL-based vision system for a mobile robot

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3047002)