Interconnect synthesis in high speed digital VLSI routing

zbMATH Open1209.93027MaRDI QIDQ3080979FDOQ3080979

Authors: M. Sayed, Ehab Yehia Abdel Maksoud 

Publication date: 10 March 2011

Full work available at URL: https://eudml.org/doc/227238

Recommendations

• Performance optimization of VLSI interconnect layout
• An ILP based hierarchical global routing approach for VLSI ASIC design
• Manufacturability aware routing in nanometer VLSI
• A survey on multi-net global routing for integrated circuits
• scientific article; zbMATH DE number 2010437

zbMATH Keywords

global routingdetailed routinghigh speed digital VLSI designinterconnect synthesisinterval labeling schemeline search routerssequential routing

Mathematics Subject Classification ID

System structure simplification (93B11) Frequency-response methods in control theory (93C80)

Cited In (4)

• Manufacturability aware routing in nanometer VLSI
• Performance optimization of VLSI interconnect layout
• Title not available (Why is that?)
• On routing in VLSI design and communication networks

This page was built for publication: Interconnect synthesis in high speed digital VLSI routing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3080979)