Wafer-Scale Integration of Systolic Arrays
From MaRDI portal
Publication:3347792
Recommendations
Cited in
(16)- Characterization of catastrophic faults in two-dimensional reconfigurable systolic arrays with unidirectional links
- Synthesis, structure and power of systolic computations
- A framework for solving VLSI graph layout problems
- Catastrophic faults in reconfigurable systolic linear arrays
- Tolerating faults in a mesh with a row of spare nodes
- On the complexity of wafer-to-wafer integration
- Fast geometric approximation techniques and geometric embedding problems
- Tight bounds for minimax grid matching with applications to the average case analysis of algorithms
- Approximation algorithms for the wafer to wafer integration problem
- On the design of reliable Boolean circuits that contain partially unreliable gates
- The average-case analysis of some on-line algorithms for bin packing
- scientific article; zbMATH DE number 4070324 (Why is no real title available?)
- Fault-tolerance VLSI sorters
- Lessa: an array to solve a aet of linear equations
- Scaling and Integration of High-Speed Electronics and Optomechanical Systems
- On the complexity of wafer-to-wafer integration
This page was built for publication: Wafer-Scale Integration of Systolic Arrays
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3347792)