scientific article; zbMATH DE number 4115981
From MaRDI portal
Publication:4730787
Recommendations
- On reconfigurability of VLSI linear arrays
- Characterization of catastrophic faults in two-dimensional reconfigurable systolic arrays with unidirectional links
- Testing and reconfiguration of VLSI linear arrays
- Efficient construction of catastrophic patterns for VLSI reconfigurable arrays
- Catastrophic faults in reconfigurable systolic linear arrays
Cited in
(37)- Polymorphic arrays: A novel VLSI layout for systolic computers
- The cylindrical banyan multicomputer: A reconfigurable systolic architecture
- Testing and reconfiguration of VLSI linear arrays
- A fault-tolerant hexagonal systolic array
- Counting the number of fault patterns in redundant VLSI arrays
- Catastrophic faults in reconfigurable systolic linear arrays
- Enumerating catastrophic fault patterns in VLSI arrays with both uni- and bidirectional links
- A built-in self-repair circuit for restructuring mesh-connected processor arrays by direct spare replacement
- scientific article; zbMATH DE number 434680 (Why is no real title available?)
- Wafer-Scale Integration of Systolic Arrays
- Approach for implementing fault tolerant systolic arrays
- scientific article; zbMATH DE number 5503714 (Why is no real title available?)
- Formal Probabilistic Analysis of Stuck-at Faults in Reconfigurable Memory Arrays
- The total system reliabilities for fault-tolerant self-reconfigurable array systems
- scientific article; zbMATH DE number 4070324 (Why is no real title available?)
- Fault-tolerant schemes for some systolic systems
- Restructuring for fault-tolerant systolic arrays
- scientific article; zbMATH DE number 53430 (Why is no real title available?)
- scientific article; zbMATH DE number 1304057 (Why is no real title available?)
- Efficient construction of catastrophic patterns for VLSI reconfigurable arrays
- On testing for catastrophic faults in reconfigurable arrays with arbitrary link redundancy
- Reconfiguring Arrays with Faults Part I: Worst-Case Faults
- Modeling the reliability of a class of fault-tolerant VLSI/WSI systems based on multiple-level redundancy
- Automatic synthesis of self-recovering VLSI systems
- Reconfiguration graph grammar for massively parallel, fault tolerant computers
- DESIGNING FAULT TOLERANT ALGORITHMS FOR RECONFIGURABLE MESHES
- scientific article; zbMATH DE number 2172787 (Why is no real title available?)
- scientific article; zbMATH DE number 4001491 (Why is no real title available?)
- On fault-tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processors
- scientific article; zbMATH DE number 2089973 (Why is no real title available?)
- Fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system*
- On reconfigurability of VLSI linear arrays
- Fault tolerance in autonomous acoustic arrays
- A systematic approach for designing concurrent error-detecting systolic arrays using redundancy
- Systolic computation with fault diagnosis
- Characterization of catastrophic faults in two-dimensional reconfigurable systolic arrays with unidirectional links
- Design of the EPLD-based reconfigurable fault-tolerant systems with cell-level redundancy
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4730787)
