Buffering high-speed packets with tri-stage memory array and its performance analysis

MaRDI QIDQ3365698zbMATH OpenFDO

Authors Peng Wang, Peng Yi, Depeng Jin, Lieguang Zeng

Publication date 23 January 2006

zbMATH Keywords

packet buffer

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Recommendations

• scientific article; zbMATH DE number 2080898
• Optimum Scheduling and Memory Management in Input Queued Switches With Finite Buffer Space
• High-performance switching based on buffered crossbar fabrics
• Modèles Analytiques de Routeurs
• Efficient memory management for high-speed ATM systems

Cited in

(2)

• Efficient memory management for high-speed ATM systems
• Analysis of the input to a buffer storage in front of a packet switch

This page was built for publication: Buffering high-speed packets with tri-stage memory array and its performance analysis

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3365698)