Analysis of the input to a buffer storage in front of a packet switch

DOI10.1080/02522667.1996.10699270zbMATH Open0863.90064OpenAlexW2090312827MaRDI QIDQ4718652FDOQ4718652

Authors: Gerrit K. Janssens 

Publication date: 8 December 1996

Published in: Journal of Information and Optimization Sciences (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1080/02522667.1996.10699270

Recommendations

• Buffering high-speed packets with tri-stage memory array and its performance analysis
• A universal building block for the approximate analysis of a shared buffer ATM switch architecture
• A Simulation Methodology to Study Input Buffering in ATM Switches
• An analytical model for Network-on-Chip with finite input buffer

zbMATH Keywords

Poisson processperformance analysisbufferdigital telecommunicationspacket switches

Mathematics Subject Classification ID

Queues and service in operations research (90B22) Queueing theory (aspects of probability theory) (60K25) Communication networks in operations research (90B18)

Cites Work

• Title not available (Why is that?)
• Title not available (Why is that?)
• Message Path Delays in Packet-Switching Communication Networks

Cited In (1)

• A simulator for single server queues with a generalized switched poisson input process

This page was built for publication: Analysis of the input to a buffer storage in front of a packet switch

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4718652)