CMOS current-steering DAC architectures based on the triple-tail cell

DOI10.1002/CTA.421MaRDI QIDQ3401296zbMATH OpenOpenAlexWikidataFDO

Authors A. Grasso, Carmelo Alessandro Mirabella, S. Pennisi

Publication date 29 January 2010

Published in International Journal of Circuit Theory and Applications (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1002/cta.421

zbMATH Keywords

current-steeringDACtriple-tail cell

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Recommendations

• A Cost-Effective Approach to the Design and Layout of a 14-b Current-Steering DAC Macrocell
• scientific article; zbMATH DE number 1775535
• Novel CMOS realization of balanced-output third generation inverting current conveyor with applications
• A Gradient-Error and Edge-Effect Tolerant Switching Scheme for a High-Accuracy DAC
• Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time

Cited in

(2)

• Performance optimization of binary weighted current-steering D/A converters
• Input mapping algorithm for parallel transistor structures

This page was built for publication: CMOS current-steering DAC architectures based on the triple-tail cell

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3401296)