Power estimation techniques for Reed-Muller logic circuits

DOI10.3785/J.ISSN.1008-9497.2008.05.011zbMATH Open1199.94127MaRDI QIDQ3402956FDOQ3402956

Authors: Xien Ye, Xue Gan, Yinshui Xia 

Publication date: 12 February 2010

Recommendations

• scientific article; zbMATH DE number 1775531
• A search and decomposition algorithm for RM logic implementation
• Power minimization of FPRM functions based on polarity conversion
• scientific article; zbMATH DE number 964559
• Minimally Testable Reed-Muller Canonical Forms

zbMATH Keywords

transition densitysignal probabilitypower estimationReed-Muller logic

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Cited In (3)

• Title not available (Why is that?)
• A search and decomposition algorithm for RM logic implementation
• Determining the Range of the Power Consumption in Linear DC Interval Parameter Circuits

This page was built for publication: Power estimation techniques for Reed-Muller logic circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3402956)