scientific article; zbMATH DE number 1775531

MaRDI QIDQ4544361zbMATH OpenFDO

Authors Xunwei Wu, Bangyuan Chen, Massoud Pedram

Publication date 4 August 2002

zbMATH Keywords

binary CMOS circuitspower estimationsignal behaviorternary logic

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Recommendations

• Power estimation techniques for Reed-Muller logic circuits
• scientific article; zbMATH DE number 1775516
• scientific article; zbMATH DE number 1775528
• scientific article; zbMATH DE number 964559
• A Characterization of Ternary Simulation of Gate Networks

Cited in

(7)

• Power estimation techniques for Reed-Muller logic circuits
• Accurate and efficient power simulation strategy by compacting the input vector set
• scientific article; zbMATH DE number 1775524 (Why is no real title available?)
• Computing Multivalued Input–Output Characteristics in the Circuits Containing Bipolar Transistors
• scientific article; zbMATH DE number 2087774 (Why is no real title available?)
• scientific article; zbMATH DE number 1866314 (Why is no real title available?)
• Quaternary regenerative CMOS logic circuits with high-impedance output state

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4544361)