scientific article; zbMATH DE number 4153916

MaRDI QIDQ3482829zbMATH OpenFDO

Authors Reiner Kolla, Bernd Serf

Publication date 1991

zbMATH Keywords

VLSI circuitshierarchical simulationsmallest acyclic refinement

Mathematics Subject Classification ID

Circuits, networks (94C99)

Recommendations

• The Complexity of Processing Hierarchical Specifications
• scientific article; zbMATH DE number 3871202
• Analysis of cyclic combinational circuits
• Efficient VLSI fault simulation
• scientific article; zbMATH DE number 1962772

Cited in

(3)

• scientific article; zbMATH DE number 2102721 (Why is no real title available?)
• Analysis of cyclic combinational circuits
• The Complexity of Processing Hierarchical Specifications

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3482829)