The design, analysis and simulation of a fault-tolerant interconnection network supporting the fetch-and-add primitive

DOI10.1109/12.8728MaRDI QIDQ3495205zbMATH OpenOpenAlexFDO

Authors Prithviraj Banerjee, Abhijeet Dugar

Publication date 1989

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://semanticscholar.org/paper/0c11e893322c55467ba795792328911fbf90cc42

Mathematics Subject Classification ID

Information and communication theory, circuits (94-XX)

This page was built for publication: The design, analysis and simulation of a fault-tolerant interconnection network supporting the fetch-and-add primitive

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3495205)