Evaluation of heuristics for a class-constrained lot-to-order matching problem in semiconductor manufacturing
From MaRDI portal
Publication:3498894
DOI10.1080/00207540601001650zbMath1141.90381MaRDI QIDQ3498894
John W. Fowler, Kraig R. Knutson, Thomas G. Boushell, Douglas C. Montgomery, Ahmet Burak Keha
Publication date: 19 May 2008
Published in: International Journal of Production Research (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1080/00207540601001650
Related Items
Semiconductor lot allocation using robust optimization, Lot-order assignment applying priority rules for the single-machine total tardiness scheduling with nonnegative time-dependent processing times
Cites Work