Optimizing matrix multiplication on heterogeneous reconfigurable systems
From MaRDI portal
Publication:3601129
zbMATH Open1168.68343MaRDI QIDQ3601129FDOQ3601129
Authors: Ling Zhuo, Viktor K. Prasanna 
Publication date: 9 February 2009
Recommendations
- scientific article; zbMATH DE number 1849101
- Run-time-reconfigurable multi-precision floating-point matrix multiplier intellectual property core on FPGA
- scientific article; zbMATH DE number 1941106
- FPGA based high performance double-precision matrix multiplication
- scientific article; zbMATH DE number 1941150
Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Computer system organization (68M99)
Cited In (6)
- An O(1) time optimal algorithm for multiplying matrices on reconfigurable mesh
- FPGA based high performance double-precision matrix multiplication
- Title not available (Why is that?)
- Run-time-reconfigurable multi-precision floating-point matrix multiplier intellectual property core on FPGA
- Throughput-Distortion Computation of Generic Matrix Multiplication: Toward a Computation Channel for Digital Signal Processing Systems
- Title not available (Why is that?)
This page was built for publication: Optimizing matrix multiplication on heterogeneous reconfigurable systems
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3601129)
