Optimizing matrix multiplication on heterogeneous reconfigurable systems

MaRDI QIDQ3601129zbMATH OpenFDO

Authors Ling Zhuo, Viktor K. Prasanna

Publication date 9 February 2009

zbMATH Keywords

Field-Programmable Gate Arrays

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 1849101
• Run-time-reconfigurable multi-precision floating-point matrix multiplier intellectual property core on FPGA
• scientific article; zbMATH DE number 1941106
• FPGA based high performance double-precision matrix multiplication
• scientific article; zbMATH DE number 1941150

Cited in

(6)

• Run-time-reconfigurable multi-precision floating-point matrix multiplier intellectual property core on FPGA
• scientific article; zbMATH DE number 5831919 (Why is no real title available?)
• FPGA based high performance double-precision matrix multiplication
• Throughput-Distortion Computation of Generic Matrix Multiplication: Toward a Computation Channel for Digital Signal Processing Systems
• An O(1) time optimal algorithm for multiplying matrices on reconfigurable mesh
• scientific article; zbMATH DE number 1849101 (Why is no real title available?)

This page was built for publication: Optimizing matrix multiplication on heterogeneous reconfigurable systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3601129)