Asymptotic Performance Limits of Switches With Buffered Crossbars Supporting Multicast Traffic
From MaRDI portal
Publication:3604725
DOI10.1109/TIT.2007.913564zbMATH Open1309.68016MaRDI QIDQ3604725FDOQ3604725
Authors: Emilio Leonardi, P. Giaccone
Publication date: 24 February 2009
Published in: IEEE Transactions on Information Theory (Search for Journal in Brave)
Recommendations
- Multicast support in multi-chip centralized schedulers in input queued switches
- High-performance switching based on buffered crossbar fabrics
- A non-uniform traffic oriented scheduling algorithm in combined input-crosspoint-queued (CICQ) switches
- scientific article; zbMATH DE number 2088602
- scientific article; zbMATH DE number 2088471
Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Mathematical problems of computer architecture (68M07)
Cited In (6)
- Integration of unicast and multicast scheduling in input-queued packet switches
- The limits of input-queued switch performance with future packet arrival information.
- Title not available (Why is that?)
- High-performance switching based on buffered crossbar fabrics
- Multicast support in multi-chip centralized schedulers in input queued switches
- Performance analysis of clock-regulated queues with output multiplexing in three different 2x2 crossbar switch architectures
This page was built for publication: Asymptotic Performance Limits of Switches With Buffered Crossbars Supporting Multicast Traffic
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3604725)