Multilevel Logical Networks

DOI10.1109/TC.1987.1676884MaRDI QIDQ3745773zbMATH OpenOpenAlexFDO

Authors M. G. Karpovsky

Publication date 1987

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1987.1676884

zbMATH Keywords

AND-OR implementations of systems of Boolean functionsdesign of cost-efficient gate arraysgate countsmultilevel AND-OR networkstime and space complexity of gate arrays

Mathematics Subject Classification ID

Recommendations

• Multiplex and multilevel networks
• Multilevel System as Multigraph
• Level logics
• Logic of computer networks
• Representing and reasoning about logical network topologies
• Multi-level systems
• Synthesis of multilevel Boolean networks
• scientific article; zbMATH DE number 755576
• Multiplex Networks

Cited in

(7)

• Synthesis of multilevel Boolean networks
• Properties of Wired Logic
• Results of the Synthesis of Optimal Networks of AND and OR Gates for Four-Variable Switching Functions
• scientific article; zbMATH DE number 1775495 (Why is no real title available?)
• Multi-level systems
• scientific article; zbMATH DE number 892054 (Why is no real title available?)
• scientific article; zbMATH DE number 910735 (Why is no real title available?)

This page was built for publication: Multilevel Logical Networks

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3745773)