scientific article; zbMATH DE number 910735
From MaRDI portal
Publication:4885897
zbMATH Open0847.94021MaRDI QIDQ4885897FDOQ4885897
Authors: Tsutomu Sasao
Publication date: 22 August 1996
Title of this publication is not available (Why is that?)
Recommendations
- Multilevel Logical Networks
- On the synthesis of NAND or NOR networks having multi-level
- Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables
- Results of the Synthesis of Optimal Networks of AND and OR Gates for Four-Variable Switching Functions
- Characterization of all optimal networks for a simultaneous computation of AND and NOR
Cited In (6)
- A Minimization Technique for Tant Networks
- Complementary Function Approach to the Synthesis of Three-Level NAND Network
- Results of the Synthesis of Optimal Networks of AND and OR Gates for Four-Variable Switching Functions
- Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables
- Characterization of all optimal networks for a simultaneous computation of AND and NOR
- On the synthesis of NAND or NOR networks having multi-level
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4885897)